IRIS
PALUMBO, Francesca
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 1.581
EU - Europa 981
AS - Asia 334
SA - Sud America 7
OC - Oceania 6
Continente sconosciuto - Info sul continente non disponibili 2
AF - Africa 1
Totale 2.912
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 1.573
UA - Ucraina 405
CN - Cina 316
SE - Svezia 211
DE - Germania 166
IT - Italia 74
FI - Finlandia 51
FR - Francia 25
BE - Belgio 14
GB - Regno Unito 14
CA - Canada 7
AU - Australia 5
BR - Brasile 4
IN - India 4
JP - Giappone 3
NL - Olanda 3
RO - Romania 3
SG - Singapore 3
AR - Argentina 2
CZ - Repubblica Ceca 2
GR - Grecia 2
TR - Turchia 2
A2 - ???statistics.table.value.countryCode.A2??? 1
AM - Armenia 1
AT - Austria 1
BY - Bielorussia 1
CL - Cile 1
DK - Danimarca 1
EE - Estonia 1
EG - Egitto 1
ES - Italia 1
EU - Europa 1
HK - Hong Kong 1
HU - Ungheria 1
ID - Indonesia 1
IE - Irlanda 1
IM - Isola di Man 1
JM - Giamaica 1
JO - Giordania 1
KR - Corea 1
NZ - Nuova Zelanda 1
PL - Polonia 1
RS - Serbia 1
RU - Federazione Russa 1
VN - Vietnam 1
Totale 2.912
Salva come PNG Salva come JPEG
Città #
Chandler 398
Jacksonville 255
Princeton 154
Dearborn 86
Nanjing 81
Ann Arbor 71
New York 63
Wilmington 53
Nanchang 35
Beijing 34
Ashburn 24
Boardman 24
Mountain View 23
Sassari 23
Tianjin 23
Jiaxing 20
Changsha 16
Hebei 16
Shenyang 15
Brussels 14
Cagliari 13
Jinan 13
Norwalk 12
Zhengzhou 12
Ningbo 11
Bologna 9
Kunming 9
San Francisco 9
Guangzhou 7
Taizhou 7
Helsinki 6
Toronto 6
Hangzhou 5
Houston 5
Melbourne 4
San Mateo 4
West Jordan 4
Berlin 3
Los Angeles 3
Mumbai 3
Amsterdam 2
Chamalières 2
Edinburgh 2
Lanzhou 2
London 2
Milan 2
Paris 2
Rome 2
Singapore 2
Tokyo 2
Woodbridge 2
Amman 1
Andover 1
Atlanta 1
Belgrade 1
Bremen 1
Brno 1
Budapest 1
Cairo 1
Central 1
Changchun 1
Delhi 1
Douglas 1
Frankfurt am Main 1
Fuzhou 1
Galway 1
Groningen 1
Hamilton 1
Hanoi 1
Hanover 1
Hefei 1
Horia 1
Izmir 1
Jinhua 1
Miami 1
Minsk 1
Montreal 1
Odesa 1
Prague 1
Raleigh 1
Redmond 1
Redwood City 1
Rennes 1
Secaucus 1
Shaoxing 1
Stockholm 1
Surabaya 1
Sydney 1
São Paulo 1
Taiyuan 1
Tallinn 1
Targu 1
Thessaloníki 1
Vienna 1
Warsaw 1
Washington 1
Wuhan 1
Yerevan 1
Totale 1.642
Salva come PNG Salva come JPEG
Nome #
Power and clock gating modelling in coarse grained reconfigurable systems 63
Preface 60
Adaptable AES implementation with power-gating support 60
Automatic Generation of Dataflow-Based Reconfigurable Co-processing Units 57
Demo: Reconfigurable Platform Composer Tool 54
Automated design flow for coarse-grained reconfigurable platforms: An RVC-CAL multi-standard decoder use-case 52
Low power design methodology for signal processing systems using lightweight dataflow techniques 52
Adaptive software-augmented hardware reconfiguration with dataflow design automation 52
A nature-inspired adaptive floating-point coprocessing system 51
RVC: A multi-decoder CAL Composer tool 51
Message from the General Chairs 50
Automated Design Flow for Multi-Functional Dataflow-Based Platforms 48
Cross-layer design of reconfigurable cyber-physical systems 48
Power-awarness in coarse-grained reconfigurable designs: A dataflow based strategy 47
Non-Exclusive Dual-Mode Approach for NoC Designs 47
Optimization and deployment of CNNs at the Edge: The ALOHA experience 47
DSE and profiling of multi-context coarse-grained reconfigurable systems 46
CERBERO: Cross-layer modEl-based fRamework for multi-oBjective dEsign of Reconfigurable systems in unceRtain hybRid envirOnments 46
SS-design: Dataflow-based design of coarse-grained: Reconfigurable platforms reconfigurable platform composer tool project - Extended abstract 46
A coarse-grained reconfigurable approach for low-power spike sorting architectures 45
A Novel Non-Exclusive Dual-Mode Architecture for MPSoCs-Oriented Network on Chip Designs 45
ALOHA: An architectural-aware framework for deep learning at the edge 45
Elicitation of technical requirements in large research projects: The CERBERO approach 44
Runtime Energy versus Quality Tuning in Motion Compensation Filters for HEVC 44
Architecture-aware design and implementation of CNN algorithms for embedded inference: The ALOHA project 44
Dataflow-Functional High-Level Synthesis for Coarse-Grained Reconfigurable Accelerators 43
Coarse-Grained Reconfigurable Approach for Multi-Dataflow Systems 43
Reconfigurable Coprocessors Synthesis in the MPEG-RVC Domain 42
A coarse-grained reconfigurable wavelet denoiser exploiting the multi-dataflow composer tool 42
Challenging the Best HEVC Fractional Pixel FPGA Interpolators With Reconfigurable and Multifrequency Approximate Computing 41
Feasibility study of real-time spiking neural network simulations on a swarm intelligence based digital architecture 41
A surface tension and coalescence model for dynamic distributed resources allocation in Massively Parallel Processors on-Chip 40
Automated power gating methodology for dataflow-based reconfigurable systems 39
Power-Awarness in Coarse-Grained Reconfigurable Multi-Functional Architectures: a Dataflow Based Strategy 39
Hardware/Software self-adaptation in CPS: The CERBERO project approach 39
Multi-grain reconfiguration for advanced adaptivity in cyber-physical systems 39
Real-Time neural signal decoding on heterogeneous MPSocs based on VLIW ASIPs 39
Coarse-grained reconfiguration: dataflow-based power management 38
A fast MPI-based parallel framework for cycle-accurate HDL multi-parametric simulations 38
MPSoCs for real-time neural signal decoding: A low-power ASIP-based implementation 37
An FPGA platform for real-time simulation of spiking neuronal networks 37
The FitOptiVis ECSEL Project: Highly Efficient Distributed Embedded Image/Video Processing in Cyber-Physical Systems Invited Pape 37
Introduction to the 2nd workshop on design of low Power EMbedded Systems 37
In-Field Automatic Detection of Grape Bunches under a Totally Uncontrolled Environment 37
Impact of half-duplex and full-duplex DMA Implementations on NoC performance 37
Challenging CPS trade-off adaptivity with coarse-grained reconfiguration 36
Modelling and automated implementation of optimal power saving strategies in coarse-grained reconfigurable architectures 36
A Network on Chip Architecture for Heterogeneous Traffic Support with Non-Exclusive Dual-Mode Switching 35
Neu Pow: Artificial Neural Networks for Power and Behavioral Modeling of Arithmetic Components in 45nm ASICs Technology 35
Editorial: Special Issue on Computing Frontiers 35
Hardware design methodology using lightweight dataflow and its integration with low power techniques 35
Preface to the Special Issue on Methods, Tools, and Architectures for Signal and Image Processing 34
Design IP Faster: Introducing the C~ High-Level Language 33
NeuPow: A CAD Methodology for High-level Power Estimation Based on Machine Learning 32
Power Modelling for Saving Strategies in Coarse Grained Reconfigurable Systems 31
Dataflow modeling for reconfigurable signal processing systems 31
Towards self-adaptive networks on chip for massively parallel processors: Multilevel quality of service programmability 30
sysCgrid: SystemC grid simulation framework 30
Computing Swarms for Self-Adaptiveness and Self-Organization in Floating Point Array Processing 30
The multi-dataflow composer tool: generation of on-the-fly reconfigurable platforms 30
An integrated hardware/software design methodology for signal processing systems 30
Message from the Program Chairs 29
Multi-purpose systems: A novel dataflow-based generation and mapping strategy 28
Exploring custom heterogeneous MPSoCs for real-time neural signal decoding 28
Design and management of image processing pipelines within CPS: 2 years of experience from the FitOptiVis ECSEL Project 28
Feasibility Study and Porting of the Damped Least Square Algorithm on FPGA 28
The multi-dataflow composer tool: A runtime reconfigurable HDL platform composer 27
Concurrent hybrid switching for massively parallel systems-on-chip: The CYBER architecture 27
The Multi-Dataflow Composer tool: An open-source tool suite for optimized coarse-grain reconfigurable hardware accelerators and platform design 26
Reconfigurable and approximate computing for video coding 26
Profiling of Dataflow-Based Coarse-Grained Reconfigurable Platforms 25
On-the-fly adaptivity for process networks over shared-memory platforms 24
Hybrid switching techniques for heterogeneous traffic support in multi-processors system on chip and massively parallel processors 24
Early Stage Automatic Strategy for Power-Aware Signal Processing Systems Design 21
Exploring the performance of partially reconfigurable point-to-point interconnects 21
Reconfigurable Adaptive Multiple Transform Hardware Solutions for Versatile Video Coding 21
A Dataflow Implementation of Inverse Kinematics on Reconfigurable Heterogeneous MPSoC 19
Front Matter, Table of Contents, Preface, Conference Organization 16
Preface 13
Run-time Performance Monitoring of Heterogenous Hw/Sw Platforms Using PAPI 11
Design and management of image processing pipelines within CPS: Acquired experience towards the end of the FitOptiVis ECSEL Project 9
Multithread Accelerators on FPGAs: A Dataflow-Based Approach 8
PathTracer: Understanding Response Time of Signal Processing Applications on Heterogeneous MPSoCs 7
A Composable Monitoring System for Heterogeneous Embedded Platforms 6
Unmanned vehicles in smart farming: A survey and a glance at future horizons 3
PathTracing: Raising the level of understanding of processing latency in heterogeneous MPSoCs 2
Totale 3.029
Salva come PNG Salva come JPEG
Categoria #
all - tutte 14.031
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 14.031
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2018/201977 0 0 0 0 0 0 0 0 0 0 3 74
2019/2020670 120 18 49 14 65 89 134 15 76 17 72 1
2020/2021668 74 0 111 5 85 46 79 22 81 107 25 33
2021/2022350 53 5 1 3 3 1 6 27 22 26 42 161
2022/2023834 83 23 25 111 91 129 45 107 148 5 41 26
2023/2024216 48 24 5 7 52 55 0 19 0 6 0 0
Totale 3.029