Dataflow specifications are suitable to describe both signal processing applications and the relative specialized hardware architectures, fostering the hardware–software development gap closure. They can be exploited for the development of automatic tools aimed at the integration of multiple applications on the same coarse-grained computational substrate. In this paper, the multi-dataflow composer (MDC) tool, a novel automatic platform builder exploiting dataflow specifications for the creation of run-time reconfigurable multi-application systems, is presented and evaluated. In order to prove the effectiveness of the adopted approach, a coprocessor for still image and video processing acceleration has been assembled and implemented on both FPGA and 90 nm ASIC technology. 60 % of savings for both area occupancy and power consumption can be achieved with the MDC generated coprocessor compared to an equivalent non-reconfigurable design, without performance losses. Thanks to the generality of high-level dataflow specification approach, this tool can be successfully applied in different application domains.

The multi-dataflow composer tool: generation of on-the-fly reconfigurable platforms / Palumbo, Francesca; Carta, N; Pani, D; Meloni, P; Raffo, L.. - In: JOURNAL OF REAL-TIME IMAGE PROCESSING. - ISSN 1861-8200. - 9:1(2014), pp. 233-249. [10.1007/s11554-012-0284-3]

The multi-dataflow composer tool: generation of on-the-fly reconfigurable platforms

PALUMBO, Francesca;
2014-01-01

Abstract

Dataflow specifications are suitable to describe both signal processing applications and the relative specialized hardware architectures, fostering the hardware–software development gap closure. They can be exploited for the development of automatic tools aimed at the integration of multiple applications on the same coarse-grained computational substrate. In this paper, the multi-dataflow composer (MDC) tool, a novel automatic platform builder exploiting dataflow specifications for the creation of run-time reconfigurable multi-application systems, is presented and evaluated. In order to prove the effectiveness of the adopted approach, a coprocessor for still image and video processing acceleration has been assembled and implemented on both FPGA and 90 nm ASIC technology. 60 % of savings for both area occupancy and power consumption can be achieved with the MDC generated coprocessor compared to an equivalent non-reconfigurable design, without performance losses. Thanks to the generality of high-level dataflow specification approach, this tool can be successfully applied in different application domains.
2014
The multi-dataflow composer tool: generation of on-the-fly reconfigurable platforms / Palumbo, Francesca; Carta, N; Pani, D; Meloni, P; Raffo, L.. - In: JOURNAL OF REAL-TIME IMAGE PROCESSING. - ISSN 1861-8200. - 9:1(2014), pp. 233-249. [10.1007/s11554-012-0284-3]
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11388/146302
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 27
  • ???jsp.display-item.citation.isi??? 15
social impact